

# Advanced FinFET Process Technology

**M. Masahara**  
**National Institute of AIST**

# Contents

## 1. Introduction


- **Merits and Issues of FinFET**

## 2. Advanced FinFET Process Technology


- **V<sub>th</sub> Tuning**
- **V<sub>th</sub> Variation**

## 3. Summary

# Multi-Gate FinFETs




FinFET



1<sup>st</sup> FinFET Patent  
in 1980 from AIST

- ✓ Proposed by AIST in 1980 (named “FinFET” by UCB in 1999)
- ✓ Ultrathin and undoped channel and self-aligned double gate
- ✓ Extremely high short channel effect (SCE) immunity


# DIBL Benchmark



✓ FinFETs show the smallest DIBL (=highest SCE immunity)

# Issues for Advanced FinFET

✓ However, several technological issues still exist...



# Contents

## 1. Introduction


- Merits and Issues of FinFET

## 2. Advanced FinFET Process Technology

- **V<sub>th</sub> Tuning**
- V<sub>th</sub> Variation

## 3. Summary


# $V_{th}$ for FinFETs




AIST, IEEE TED 2007

- ✓  $V_{th}$  has a linear relationship with Gate Workfunction
- ✓ For low  $V_{th}$ , dual metal gate (dual WF) is needed

# $I_d$ - $V_g$ for Poly- and TiN-Gate FinFET



**Asymmetric Vth**



**Symmetric Vth**

- ✓ Almost symmetrical  $V_{th}$ 's (normally off) are obtained thanks to the midgap work function of TiN (4.75 eV)



# Dual Metal Gate Integration

General approach:

**“Deposition and etching”**

Etching residue

**This work :**

**“Metal Inter-diffusion”**

For PMOS

→ Mo(4.95 eV)


For NMOS

→ Ta(4.25 eV)/Mo stack


→ Ta Inter-diffusion in Mo

**(No metal etching)**

Integration of TiN and TaCN gate FinFETs




Ref. M.M.Hussain et al., ESSDERC2007, p.207



# Ta diffusion in Mo

## Back-side SIMS



- ✓ Ta diffuses in Mo and piles-up at Mo/SiO<sub>2</sub> interface after annealing
- ✓ Thus WF for NMOS is determined by Ta (4.25eV)

# Features of Dual MG FinFETs




SiO<sub>2</sub> HM etchback  
in nMOS region



Ta and SiO<sub>2</sub> HM  
etchback  
in pMOS region




Patterning of  
Mo and Ta/Mo gates



No metal residue


# I-V for Mo and Ta/Mo FinFETs



- ✓ For NMOS, low  $V_{th}$  can be achieved by Ta diffusion in Mo
- ✓ For PMOS, low  $V_{th}$  can be achieved by Mo
- ✓ Off leakage → Negligible

# Four-Terminal FinFET


4T-FinFET = Independent DG FinFET




- ✓  $V_{th}$  for FinFET can be controlled flexibly and individually by separating the DG

# DG Separation



## CMP Process






SEM Image after CMP



## Local Etch-back Process



# V<sub>th</sub> Tuning by Controlling V<sub>g2</sub>



✓ V<sub>th</sub> can be tuned from LSTP to HP flexibly by selecting a proper V<sub>g2</sub> (The Second Gate)

# Contents

## 1. Introduction

- Merits and Issues of FinFET

## 2. Advanced FinFET Process Technology


- V<sub>th</sub> Tuning
- **V<sub>th</sub> Variation**

## 3. Summary



# $V_{th}$ Variation for MG FinFETs

## Possible $V_{th}$ Variation Sources



(1) Gate Length ( $L_g$ )

(2) Fin Thickness ( $T_{Si}$ )


(3) Oxide Thickness ( $T_{ox}$ )

(4) RDF

(5) Work Function WFV ( $\Phi_m$ )


✓ FinFET variability sources were systematically analyzed

# Main Cause of $V_{th}$ Variation




- ✓ Dimension variation sources are negligible
- ✓ Main cause of the  $V_{th}$  variation is the Workfunction Variation

# Workfunction Variation






- ✓ Rough etched side wall causes randomly aligned metal grain and thus higher WF variation
- ✓ If side wall is flat, uniformly aligned metal grain and thus lower WF variation can be expected

# Nano-Wet Etching Process



Etchant:  
2.38% TMAH (Resist Developer)  
(Tetramethylammonium hydroxide)





AIST, IEDM 2006

✓ Extremely low ER of (111) in TMAH → Flat (111) side wall

# SEM and STEM images of FinFET


AIST, VLSI Symp. 2010



- ✓  $\text{Min. } L_g = 20 \text{ nm}$ ,  $T_{Si} = 17.8 \text{ nm}$ ,  $H_{Si} = 45 \text{ nm}$
- ✓ Nano-Wet-Etched FinFET
- ✓ Undoped channel
- ✓  $T_{ox}(\text{CET}) = 2.3 \text{ nm}$  by C-V
- ✓ Gate Stack : PVD-TiN/SiO<sub>2</sub>


# Measured $\sigma V_{th}$ for Nano-Wet-Etched FinFET

AIST, VLSI Symp. 2010



- ✓  $A_{Vt}$  was significantly lowered by flattening the side channel

# Avt Benchmark


 List of reported  $A_{vt}$  values

Ref. #	Device Structure	Gate Stack	Author.	Organization	Reference
1	FDSOI	Poly/SiO <sub>2</sub>	A.Cathignol	ST	ESSDERC2006
2	FDSOI	TiN/HfO <sub>2</sub>	C. Fenouillet-Beranger	ST	IEDM2007
3	FDSOI (SOTB)	NiSi/	Y.Morita	Hitachi	VLSI2008
4	Bulk-planar	Poly/SiON	T.Tsunomura	Selete	VLSI2008
5	Bulk-planar	MG/HK	F.Arnaud	ST	IEDM2008
6	Bulk-planar	MG/HK	S.Hasegawa	Toshiba	IEDM2008
7	Bulk-planar	s-Si/SiON	H.Fukutome	Fujitsu	IEDM2009
8	Bulk-planar	HK/MG	M.Goto	Toshiba	VLSI2009
9	FinFET	Mo/SiO <sub>2</sub>	T.Matsukawa	AIST	VLSI2009
10	Bulk-planar	MG/HK	F.Arnaud	ST	IEDM2009
11	Bulk-planar	MG/HK	L.A.Ragnarsson	IMEC	IEDM2009
12	Bulk-planar	MG/HK	L.A.Ragnarsson	IMEC	IEDM2009
13	FDSOI	MG/HK	K.Cheng	IBM	IEDM2009
14	FinFET	TiN/HfSiO	T.Chiarella	IMEC	ESSDERC2009
15	FinFET	TiN/SiO <sub>2</sub>	Y.Liu	AIST	VLSI2010

T. Matsukawa, et al., (AIST.) SOI Conf, 2011, 7.1.

- ✓ Obtained  $A_{vt}$  meets 22-nm-node SRAM requirement
- ✓ For 15nm and beyond,  $A_{vt}$  should be further reduced

# Contents

## 1. Introduction

- Merits and Issues of FinFET

## 2. Advanced FinFET Process Technology

- V<sub>th</sub> Tuning
- V<sub>th</sub> Variation

## 3. Summary



# Summary

- By introducing Ta/Mo dual metal gate technology, low  $V_{th}$  ( $\pm 0.2V$ ) can be obtained for CMOS FinFETs.
- By separating the DG,  $V_{th}$  can be tuned from 0.2V to 0.4V flexibly.
- Flattening of Si-fin sidewall channel is very promising for reducing  $V_{th}$  variations.

This work was supported in part by NEDO